In this paper the effect of parasitic elements on the MOSFETs switching transient through a linear and timevarying electrical model is presented. In particular, the effect of non-linear junction capacitances and the stray inductances have been studied and compared in terms of switching loss and waveform overshoot and ringing. The results obtained with the proposed model are validated by comparison between the model implemented in Matlab/Simulink and LTspice simulations. Considerations about the impact of stray inductances and switching energy losses are conducted and some observations to reduce energy losses are proposed.
I. INTRODUCTION
Power density of electronic switching devices is continuously increasing thanks to the introduction of components able to work at higher switching frequency. Thanks to the introduction of wide bandgap (WBG) semiconductor power converters are nowadays able to work at higher voltages, temperatures and frequency than conventional semiconductor material. In particular, the possibility to work at higher operating frequency allows higher power density and therefore save space, material and therefore reduce costs. Thus, if working at higher frequency brings several benefits, more attention must be placed during the design step. Predicting the power MOSFET losses is of primary importance for an optimum thermal design of the heatsink or cooling system, a fundamental aspect in many different high power sector such as automotive, railway and avionics [1] - [6] . Switching power converter are commonly based on PWM DC-DC converters which are simple, require a low number of components, and are widely investigated [7] - [11] . However the operations of these circuits is largely affected by parasitic components introduced by actual devices utilized in assembly the converter circuits [14] - [19] . When these parameters are takin into account the analysis of the circuit become cumbersome and require computer aided techniques [20] - [27] . In literature several studies were made to estimate the power losses with different degrees of approximation. In [19] , a simple method to get a first and fast estimation of power losses is shown. This approach can be useful to get a rough estimation, but it does not consider the parasitic components.
In [28] the impact of nonlinear junction capacitance on switching transient and its modeling for Silicon Carbide (SiC) MOSFET is shown. Experiments show that without full consideration of nonlinear junction capacitances, some significant deviations between simulated and measured results will emerge in the switching waveforms.
In [29] a detailed study of SiC MOSFET switching characteristics is shown. The switching performance of SiC MOSFETs are evaluated, in terms of turn on and turn off voltage and current in relation to gate driver maximum current, gate resistance, common source inductance and parasitic switching loop inductance. In [30] [31] useful parameter extraction sequence of a SiC MOSFET is presented. The procedure makes possible to find several characteristics parameters starting from electrical tests and datasheets information. In [32] a circuit-level analytical model is shown. In particular, this model takes MOSFET parasitic capacitances and inductances, circuit stray inductances, and reverse current of the freewheeling diode into consideration is given to evaluate the MOSFET switching characteristics.
In this paper, starting from the information in [6] - [33] a state-space linear and time varying MOSFET model able to consider the non-linear junction capacitance and the stray inductance is proposed. This model is implemented in Matlab/Simulink. The results obtained are validated on LTspice using an accurate model of SiC MOSFET provided from the manufacturer. Since junction capacitances are characteristic of the MOSFET more attention is focused to the effect of the stray inductances and how they interact with the capacitances. The results show how each inductance affect the turn-on and turn off transient in terms overshoot, ringing and power losses. Some designing good practice observation to reduce the stray inductance are proposed. Fig. 1 shows the current, voltage and power waveforms during turn-on and turn off transient of a power MOSFET as derived in [32] where a linear time-variant model of the device has been introduced to estimate the power losses starting from the characteristics reported in the datasheet. Both turn-on and turn-off can be divided in four main stages by considering the drain-to-source current IDS, the drain-to-source voltage VDS, the gate-to-source voltage VGS and the gate current IG. These This work is part of the OBELICS project which has received funding from the European Union Horizon 2020 research and innovation program under grant agreement No. 769506.
II. MOSFETS SWITCHING TRASIENT DESCRIPTION
waveforms are useful to estimate the power losses due to both conduction and switching.
Starting from [32] , non-linear models of the parasitic capacitances of the MOSFET have been included in the switching model.
III. ANALYTICAL MODEL OF THE SWITCHING TRANSIENT
Every stage can be modelled by a state-space representation. Being a time-variant model, some continuity conditions are necessary when a transition from a stage to another one occurs. The general representation of the i-stage can be written as the following time-discrete Linear Time-Varying (LTV) dynamic system.
Where xk and uk are respectively the state and the input of the dynamic system at the instant time kT, for the integer index k ∈ ℕ and the sample time T. The state matrix is Ai and the input-to-state matrix is Bi.
The State variable used in this paper is a five element vector x = [VGS, VDS, VAK, IDS, IG] where VGS is the internal gateto-source voltage, VDS is the internal drain-to-source voltage, VAK is the voltage of a diode placed between the drain and the main alimentation, IDS is the drain-to-source current and IG is the gate current. The input variable is u=[VTH, VTH,1,VDD, IDD, VGG], where VTH VTH,1 are the MOSFET threshold voltage [32] , VDD is the voltage supply, IDD is the steady output current and VGG is the driver voltage.
IV. IMPROVED CDS AND CGD NON-LINEAR MODEL
The proposed model is time-varying since the parasitic capacitances are dependent from the applied voltage. These dependences can be found from the MOSFET datasheet and it is shown in Fig. 2 . From the input capacitance CISS, the output capacitance COSS and the reverse transfer capacitance CRSS can be found the gate-to-drain capacitance CGD=CRSS, the drain-tosource capacitance CDS=COSS-CRSS and the gate-to-source capacitance CGS= CISS-CRSS. In [28] are modelled the effect of the non-linear capacitances on the transient characteristics of the switching process. The effect of the nonlinearity of CGS can be neglected, therefore it is assumed constant [32] . On the other hand, if CDS is assumed simply constant, there will be a serious deviation between the simulation and experimental results in switching transient. The factor that made the CDS changes are substantially two: the drain-to-source voltage VDS and the gate-to-drain voltage VGD. In fact, as a junction capacitance, CDS decreases significantly with the increase of VDS since the depletion width changes with bias voltage. However, when MOSFET is turned ON or in the switching transient, CDS will be impacted by the conductive channel and the non-uniform distribution of electrons caused by the gateto-drain voltage VGD, which is the second factor mentioned above. As shown in [28] , the CDS can be view as a linear combination of two parameters, CDS,vds, a hyperbolic function of VDS, and δ, which is a function of VGS.
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While δds0 can be approximately regarded as the attenuation ratio of CDS on the condition that MOSFET is fully turned-ON, α is an adjustable parameter. Unfortunately, the actual value of CDS in ON-state is difficult to measure as it is almost bypassed by the ON-state resistance. Thus, the two undetermined parameters δds0 and α, probably only can be obtained by finite-element analysis or experience at present.
Regarding the gate-to-drain modelling, its non-linearity is faced up in [30] where, in transient equations section of table 1, the value of the capacity is related directly to the drain-gate voltage. 
Where Coxd is the Gate-drain overlap oxide capacitance and Cgdj is the gate-drain depletion capacitance and VTd is the gate-drain overlap depletion threshold. The Cgdj can be expressed as: 
where Agd is the Gate-drain overlap area, εsemi is the semiconductor dielectric constant and Wgdj is the gate to drain depletion width body junction and can be calculates as ( )
With q fundamental electronic charge and Nb base dopant density.
V. MODEL VALIDATION
The analytical model of Power MOSFET mentioned in Section II-III-IV was implemented in Matlab-Simulink software. To validate the results obtained with the analytical model, several simulations were performed on LTspice. The chosen component is the SiC power MOSFET SCT3022AL since the manufacturer provide an accurate LTspice Model. This MOSFET has a conduction resistance rDS=22mΩ, a drain-source breakdown voltage VDSS=650V and a continuous drain current IDD=93A. The MOSFET behaviour is analysed in a typical double pulse test system as shown in Fig. 3 . Compared to the circuit presented in [32] , the body diode of an SCT3022AL is used instead of a Schottky diode (C4D10120D). When the component is connected to the PCB, some parasitic inductances are created at the electric terminations. In this paper, it is assumed as nominal value LS=9 nH, LD=5 nH and LG=15 nH. The comparison between the analytical model assuming VDD=420V and IDD=40A and the LTspice simulations are shown in Fig. 4 . It's noticeable that the analytical model implemented in Matlab/Simulink is validated by the comparison between output MOSFET current, voltage and power delivered.
VI. PARASITIC INDUCTANCES EFFECT ON MOSFET TRANSIENT
After validating the model, a study on how the parasitic inductances affect the turn-on and turn-off transient is carried out. In the following analysis a single inductance is changed maintaining constant the other two to the nominal values.
A. Effect of the Parasitic Gate Inductance LG
The waveforms for three values of gate inductance LG are shown in Fig. 5 , while the energy dissipated during a turn-ON and turn-OFF transient are summarized in Table I . This inductance tends to resonate with the MOSFET input capacitance, causing oscillations in the gate-to-source voltage VGS. For this reason, it is recommended to minimize LG placing the gate driver as close as possible to the power device, ensuring the correct gating of the device and avoiding its spurious operation leading to undesirable faults. Apart from this recommendation, the influence of LG on the VDS and IDS is limited if compared to the effect of the other two inductances. 
B. Effect of the Parasitic Drain Inductance LD
The drain capacitance LD, also called in literature switching loop capacitance, resonates with the MOSFET output capacitance and the diode junction capacitance during the switching transient. The oscillation produced are then coupled into the gate loop through the gate-to-drain capacitance CGD. Thus, increasing LD, ringing are introduced in VGS, VDS, and IDS, as shown in Fig. 6 . This inductance affects the switching transient more significantly than the gate inductance, causing even worse oscillations and stresses on the device. The voltage overshoot of VDS increase by increasing LD. For this reason, is recommended to reduce the drain loop inductance to ensure the safety of the MOSFET. Moreover, another effect of LD is the current slew rate reduction leading to higher switching losses. The energy dissipated during a turn-ON and turn-OFF transient are summarized in Table II , varying LD.
C. Effect of the Parasitic Source Inductance LS
The source inductance LS creates a negative feedback from the switching loop to the gate loop. When the drain current IDS changes during the switching, the voltage across LS counteracts the change of the gate voltage slowing down slew rate of the current IDS. This behavior can be seen in Fig.  7 (a) . On the other hand, these inductance does not affect the slew rate of the voltage VDS. In addition, increasing LS, the ringing across VDS are reduced but higher switching losses occurs due to slew rate reduction. The energy dissipated during a turn-ON and turn-OFF transient are summarized in Table III , varying LS. 
VII. COMPARISON AND SUMMARY
To have a complete overview of the stray inductances effects in SiC MOSFET, the energy losses in turn-ON and turn-OFF phases are calculated separately, varying the inductances LG, LD, LS. The range of the stray inductances is appropriately assessed, referring to [31] and Table I , II, III. Fig. 8 shows that in both the transient phases, the variation of the gate stray inductance LG contributes very few to the switching losses of the Sic MOSFET, while, the variation of the source stray inductance LS highly affects the switching losses, especially for the turn-ON phase, as shown also in the Fig. 7 . Despite the energy losses values during the turn-OFF is [1.0 -1.4] μJ, while during the turn-ON higher [0.4 -1.5] μJ. Therefore, it is important in the design to take care of on the connection of the source pin. 
CONCLUSIONS
The effect of stray inductances has been analytically analyzed considering the MOSFET non-linear junction capacitance. The results obtained are in good agreement with the LTspice model provided from the manufacturer. The results show that the source capacitance LS affect the switching transient more than the others inductances: even small values produce significant negative effects. For this reason, during the design phase, the source connection is crucial to reduce the switching losses. On the other hand, the drain inductance LD affect less than the waveforms, but it is the first responsible of the overshoot on VDS. Therefore LS, must be kept low to avoid that VDS let reach values higher that the breakdown voltage. Finally, the gate voltage LG affect less than all the turn-on and turn-off transient, but it is recommended to maintain low value to ensure the correct gating of the device and avoid its spurious operation leading to undesirable faults.
As future works the model will be improved coupling this electrical model with a thermal model. Indeed, in real applications, all the parameters of the model are temperature dependent. The coupling of an electric model and a thermal model can be useful to better understand the system performance and know the junction temperature of each switching device.
